View BD7168GU-E2_6012095.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1/57 ? 2012 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201-0q2q0a400070-1-2 20012.10.09 rev.001 datashee t for dsc/tablet/mobile phones usb switching charger ic integrating a usb adapter automatic detection function bd7168gu overview high-efficient step-down switching charger ic integrating a usb adapter autom atic detection function, a 28v ovp, and a 40-m ? pch-fet between system and battery for single-cell li-ion batteries for mobile appliances features ? a 28v ovp and a controller of protection for minus voltage are integrated. ? a usb adapter automatic detection function based on d+ and d- detection is integrated. ? set values can be changed via i2c communication. ? a 1-mhz synchronous current-mode step-down dc/dc converter, which permits small external parts to be attached, is integrated. ? the usb input current limit can be set at 100 ma, 500 ma, 900 ma, or 1500 ma with i2c and an external terminal. ? a current detection register is integrated, and external fets and diodes are not required. ? the switch between system and vbat contains a 40-m ? pch fet. ? a battery assist function is in tegrated, which automatically supplied electric power from the battery in case of insufficient usb input electric power. ? a ultra-miniature wl-csp is adopted, which measures 3.2 x 3.2 mm and has a 0.5-mm pitch. application ? digital still cameras, tablet pc, mobile phones, smart cell phones package ? vcsp85h3 3.20mm x 3.20mm x 1.0mm operation conditions ? input voltage range 3.895 6.0v ? output voltage range 0 5.5v ? output current 2.0a(max) ? switching frequency 1.0mhz(typ.) ? high-side fet(pch)on resistance 125m ? (typ.) ? low-side fet(nch)on resistance 100m ? (typ.) terminal arrangement diagram (top view) a1 dmo a2 dpo a3 dmi a4 dpi a5 vbus b1 gnd b2 cen b3 usb_ok b4 gcnt b5 vin c1 vreg c2 usus c3 (index) c4 iusset1 c5 lx d1 scl d2 sda d3 (test) d4 iusset2 d5 pgnd e1 vdd e2 xpwr_on e3 int_b e4 fb e5 system f1 cti f2 crg f3 xpwr_rst f4 th f5 system a6 vbus b6 vin c6 lx d6 pgnd e6 vbat f6 vbat application circuit product structure silicon monolithic integrated circuit this product is not designed about this document the japanese version of this do cument is the formal data shee t. if you find diffe rences from the japanes e data sheet, please have priority over this data sheet. startup control ic system power suppl y microcom p uter thermistor
2 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 block diagram description of terminals no symbol description state of terminal when unused a5,a6 vbus usb supply voltage terminal .vbus can supply 1.42a(max) to system. vbus current limit is selected by dp, dm i2c or external terminal regarding to power supply you use. open b5,b6 vin dc/dc input terminal. please connect capacitance(4.7f) between vin and gnd. open c1 vreg internal power supply output terminal. please connect capacitance(1f) between vreg and gnd. capacitor c5 c6 lx dc/dc inductor connection terminal .please connect inductor between lx and system. open d5,d6 pgnd power ground terminal gnd e5,f5 system system power supply output terminal . when vbat < 3.0v ,system voltage is kept 3.25v.in case of 3.0v 3 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 absolute maximum rating ( ta = 25 ) item symbol rated value unit comment supply voltage vbus - 0.3 Q *1 when a 50 50 1.75 - mm four - layer substrate made of glass epoxy is implemented (ta = 25 ) operation conditions item symbol standard value unit min typ max supply voltage vbus 3.42 - 6. 0 v vbat - - 4.35 v vdd 1.5 - 3.6 v control input terminal cen,usus iusset1,2, dpi,dpo dmi,dmo th, xpwr_rst - 0.3 - 5.5 v i2c input terminal scl sda - 0.3 - 3.6 v output terminal crg int_b usb_ok, xpwr_on - 0.3 - 5.5 v
4 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 ? entire system electric characteristics (vbus = 5.0 v, vbat = 3.6 v, and ta = 25 unless otherwise specified) item symbol standard value unit condition minimum standard maximum entire system vbat leakage current 1 ibat_l1 - 0.05 1 a usb open r vbat leakage current 2 ibat_l2 - 10 20 ua charge disenable vbus leakage current i bus _l - 1.5 2.5 m a usb suspend vreg output voltage vreg 3.1 3. 225 3. 35 v ivreg=1ma vreg uvlo detection voltage vreg _uvlo 2.375 2.5 2.625 v vreg detection vreg uvlo hysteresis vreg_uvlo_hys 50 100 200 mv vreg detection vreg uvlod detection voltage vreg_uvlod 1.8 1. 9 2.0 v vreg detection vreg uvlod hysteresis vreg_uvlod_hys 50 100 200 mv vreg detection int_b output low voltage vint_l - - 0.4 v iint_b = 5ma int_b leakage current iint_l - - 1 a vint_b = 5v control unit iuset1,2 control voltage l vuset_l - - 0.4 v iuset1,2 control voltage h vuset_h 1.6 - - v cen control voltage l vcen_l - - 0.4 v charge enable cen control voltage h vcen_h 1.6 - - v charge disenable usus control voltage l vusus_l - - 0.4 v charge enable usus control voltage h vusus_h 1.6 - - v charge disenable xpwr_rst control voltage l vxpwrr_l - - 0.4 v xpwr_rst control voltage h vxpwrr_h 1.6 - - v ? ovp unit electric characteristics ( vbus = 5.0 v, vbat = 3.6 v, and ta = 25 unless otherwise specified) item symbol standard value standa rd value standard value minimum minimum minimum ovp unit vbus uvlo detection voltage vbus_uvlo 3.52 3.7 3.88 v vbusdetection vbus uvlo hysteresis vbus_uvlohys 150 200 250 mv vbusdetection vbus ovp detection voltage vbus_ovp 5.7 5.85 6.0 v vbusdetection vbus ovp hysteresis vbus_ovphys 50 100 150 mv vbusdetection output voltage startup time tvbus_on - 5 10 msec output voltage off time tvbus_off - 1 5 sec vbus - vin on resistance ron_vbus 60 125 250 m vbus - vin leakage current ileak_vbus - - 1 a vbusvin leak current usbok output low voltage vusbok_on - - 1.0 v iusbok =1ma usbok leakage current iusbokl - - 1 a nvp unit (a clamper for a protection of - 28v pmos vgs clamp voltage vz 8 11 14 v pull down resistance rpd 10 20 30 k radiation - resistant design is not adopted.
5 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 ? charger detector / analog sw unit electric characteristics (vbus = 5.0 v, vbat = 3.6 v, ta = 25 , and cti = 1000 pf unless otherwise specified) item symbol standard value unit condition minimum standard maximu m usb charger detector vdat_src voltage (d+ output voltage) vdat_src 0.5 0.6 0.7 v io=0 200 a rcd resistance (d+ pull - up resistance) rcd 52 69 86 k vdata_ref voltage (d - detection voltage) vdat_ref 0.3 0.35 0.4 v at the time of the dm terminal rise vlgc voltage (d - detection voltage) vlgc 1.2 1.4 1.6 v at the time of the dm terminal rise d - sink current idat_sink 50 100 150 a v(dm) = 0.6v detection voltage for bcs - compliant port (d+ detection voltage) vtl vbus 0.22 vbus 0.27 vbus 0.32 v bcs - compliant port sdp, cdp, dcp detection voltage for pull - up port(d+ detection voltage) vtm vbus 0.48 vbus 0.53 vbus 0.58 v dppd resistance (d+ pull - down resistance ) vth vbus 0.75 vbus 0.80 vbus 0.85 v pull - up port ps2, uart vdat_src voltage (d+ output voltage) rdppd 333 667 1000 k usbsw (dp, dm) unit sw on resistance ron_usbsw 3 6 vin=3.3v or 0v leakage current in off iioff_usb - 3 3 a vin=3.3v or 0v vb=open sw capacitance csw 6 pf usbsw on usbsw startup time tupusb 1 ms usbsw offon radiation - resistant design is not adopted.
6 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 ? dc/d c unit recommended operation range item symbol standard value unit min typ max power voltage vin - 5 10 v external circuit constant cvin 2.2 4.7 - f lx 2.2 4.7 10 h csystem 2.2 4.7 10 f rfb 1 4.7 10 k cfb 0.47 1 2 f electric characteristic ( vbus = 5.0 v, vbat = 3.6 v, and ta = 25 unless otherwise specified) item symbol standard value unit condition minimum standard maximu m dc/dc unit vin uvlo detection voltage v in _uvlo 3.14 3.36 3.58 v vin detection vin uvlo hysteresis vin_uvlohys 50 100 150 mv vin detection vbus_vin uvlo voltage difference diffuvlo 160 - - mv vbus_uvlo - vin_uvlo v oltage defference vbus input current limit value1 ius b 1 80 9 0 100 ma iusset1=l,iusset2=l vbus input current limit value2 ius b 2 460 4 80 500 ma iusset1=h,iusset2=l vbus input current limit value3 iusb3 650 690 730 ma iusset[2:0]=03h vbus input current limit value4 ius b 4 820 8 60 900 ma iusset1=l,iusset2=h vbus input current limit value 5 ius b 5 1340 1 42 0 1 500 ma iusset1=h,iusset2=h minimum system output voltage vsys_min vreg - 0.015 vreg+ 0.025 vreg+ 0.065 v when vbat = 2.5 v vbat - system output voltage vsysdiff 210 250 290 mv when vbat = 3.6 v soft start time tdcdc_ss - 4 8 msec system rise time high - side fet on resistance ron_high 62.5 1 25 250 m high - side fet leakage current ileak_high - - 1 a vinlx leak current high - side fet reverse current irev_high - - 1 a lxvin leak current low - side fet on resistance ron_low 50 100 200 m low - side fet leakage current ileak_low - - 1 a lxgnd leak current oscillation frequency fosc 0.9 1 1.1 mhz scp timer latch time tscp - 22 44 msec short circuit detection voltage vscp 1.8 2 2.2 v short circuit detection hysteresis vscp_hys - 0.1 0.2 v high - side ? fet backflow detection voltage vrev_hith 0 40 80 mv voltage difference between vin and vbat rega stop delay time tregstp 10 20 40 ms ec rega stop time after vbus uvlo detection radiation - resistant design is not adopted. output voltage the output voltage of the dc/dc unit is shown in the figure below. when v bat 3.0 v , v system 3.25 v will be output. when v bat 3.0 v , v bat + 0.25 v will be output. figure 1 . system output voltage 3 . 2 5 v 3 . 0 v 4 . 2 v v b a t 4 . 3 5 v v s y s t e m v s y s t e m v b a t
7 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 ? charger unit recommended operation range item symbol standard value unit min typ max power voltage system 0 v bat+0. 25 5.5 v vbat 0 - 5.5 v external circuit constant cti 100 1000 10000 pf crg p ull - up resistance 10 100 - k th p ull - up resistance - 10 - k electric characteristics ( vbus = 5.0 v, vbat = 3. 6 v, ta = 25 , and cti = 1000 pf unless otherwise specified) item symbol standard value unit condition minimum standard maximu m charger unit fast charge current ibatchg 3 0 0 400 5 0 0 ma pre charge current ibatpre 36 6 0 84 ma tricle charge current itricle - ibatpre/2 ibatpre ma tricle charge detect voltage vtricle 1.35 1.5 1.65 v vbat detection tricle charge detect voltage hysteresis vtricle_hys 50 100 200 mv vbat detection fast - charge detect voltage vpre 2.716 2.8 2.884 v vbat detection fast - charge hysteresis vprehys 100 200 300 mv when vbat is lowering full charge voltage vstop 4.17 0 4.2 4.2 30 v ivbat = 0ma charge restart voltage vrechg 4.05 4.1 4.15 v when vbat = 4.2 v over - voltage detection voltage vovp 4.3 4.35 4.4 v charge termination current i topoff 60 80 100 ma on resistance between system and vbat ron_vbat 20 40 60 m pre - charge safety timer value tpre 108 120 132 min fast charge safety timer value tfast 54 0 6 00 66 0 min temperature safety timer value thtpro 108 120 132 min time is detected at a temperature of 58 or over. fast charge safety timer value at low temperature tltpro 1296 1440 1584 min time is detected at a temperature of 2 to 10 or below. charge end delay time ttopoff 13 15 17 sec crg output low voltage vc r g_l , v flt _l - - 0.4 v ic r g = 5ma crg leakage current ic r g_l , i flt _l - - 1 a vc r g = 5v crg flickering frequency tcrg 0.48 0.6 0.72 hz when t emp error1,2 flt flickering frequency tflg 4.8 6 7.2 hz when batt error xpwr_on output low voltage v xpwr _l - - 0.4 v i xpwr_on = 5ma xpwr_on leakage current i xpwr _l - - 1 a v xpwr_on = 5v xpwr_on on time txpwr_on 320 400 480 msec xpwr_on on output detection voltage vth_xpwr 3.1 3.2 3.3 v vbat detection th threshold voltage hot1 vth_hot 1 vreg 0.315 vreg 0.329 vreg 0.344 v when 452 detection (25/50) = 3370 k is used th threshold voltage hot2 vth_hot 2 vreg 0.281 vreg 0.294 vreg 0.308 v when 502 detection (25/50) = 3370 k is used th threshold voltage hot3 vth_hot 3 vreg 0.234 vreg 0.245 vreg 0.256 v when 582 detection (25/50) = 3370 k is used th threshold voltage cold1 vth_cold 1 vreg 0.626 vreg 0.646 vreg 0.665 v when 102 detection (25/50) = 3370 k is used th threshold voltage cold2 vth_cold 2 vreg 0.702 vreg 0.720 vreg 0.738 v when 22 detection (25/50) = 3370 k is used th threshold disenable voltage vth_dis vreg 0.0 2 vreg 0.03 5 vreg 0.0 5 v battery open detection voltage vth_batopn v reg 0. 92 v reg 0. 95 v reg 0. 98 v radiation - resistant design is not adopted.
8 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data vbat input current vs. temp erature normalized full voltage vs. temperature iusset threshold voltage vs. temperature iusset current vs. iusset voltage 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 - 40 - 20 0 20 40 60 80 100 vbat current [ua] temperature[ ] 0.8 0.85 0.9 0.95 1 1.05 1.1 1.15 1.2 - 40 - 20 0 20 40 60 80 100 iusset threshold voltage [v] temperature[ ] 0 2 4 6 8 10 12 14 16 18 0 1 2 3 4 5 6 iusset current [a] iusset voltage [v] - 30 25 85
9 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data cen threshold voltage vs. temperature cen current vs. cen voltage usus threshold voltage vs. temperature usus current vs. usus voltage 0.9 0.95 1 1.05 1.1 - 40 - 20 0 20 40 60 80 100 cen threshold voltage [v] temperature [ ] 0 2 4 6 8 10 12 14 16 0 1 2 3 4 5 6 cen current [a] cen voltage [v] - 30 25 85 0.8 0.85 0.9 0.95 1 1.05 1.1 1.15 1.2 - 40 - 20 0 20 40 60 80 100 usus threshold voltage [v] temperature [ ] 0 2 4 6 8 10 12 14 16 0 1 2 3 4 5 6 usus current [a] usus voltage [v] - 30 25 85
10 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data vin_uvlo voltage vs. temperature vbus_uvlo voltage vs. temperature vbus_ovp voltage vs. temperature vreg_uvlo voltage vs. temperature 3.45 3.5 3.55 3.6 3.65 3.7 3.75 - 40 - 20 0 20 40 60 80 100 vin voltage[v] temperature[ ] 3.45 3.5 3.55 3.6 3.65 3.7 3.75 - 40 - 20 0 20 40 60 80 100 vbus voltage[v] temprature[ ] 5.79 5.81 5.83 5.85 5.87 5.89 5.91 - 40 - 20 0 20 40 60 80 100 vbus voltage [v] temperature[ ] 2.4 2.42 2.44 2.46 2.48 2.5 - 40 - 20 0 20 40 60 80 100 vreg voltage [v] temperature [ ]
11 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data dcdc_clk frequency vs. temperature input current limit vs. temperature system voltage vs. vbat voltage (100ma limit) system voltage vs. vbat voltage (460ma limit) 0.9 0.95 1 1.05 1.1 - 40 - 20 0 20 40 60 80 100 frequency[mhz] temperature[ ] 0 200 400 600 800 1000 1200 1400 1600 - 40 - 20 0 20 40 60 80 100 vbus current [ma] temperature[ ] 90ma 480ma 860ma 1420ma 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 0 1 2 3 4 5 system voltage [v] vbat voltage [v] vsys vbat - 30 25 85 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 0 1 2 3 4 5 system voltage [v] vbat voltage [v] vsys vbat - 30 25 85
12 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data xpwr_on current vs. xpwr_on voltage cen current vs. cen voltage usb_ok current vs.usb_ok voltage cc - cv characteristic 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 0 100 200 300 400 500 vbat voltage [v] vbat current[ma] 25 - 30 85 0 1 2 3 4 5 6 7 8 0 10 20 30 40 50 xpwr_on voltage [v] xpwr_on current [ma] 25 - 30 85 0 1 2 3 4 5 6 7 0 10 20 30 40 50 cen voltage [v] cen current [ma] - 30 25 85 0 1 2 3 4 5 6 0 2 4 6 8 10 usb_ok voltage [v] usb_ok current [ma] 85 25 - 30
13 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data vreg load reguration high side fet backgate control voltage vs. temperature th threshold voltage / vreg voltage vs. temperature (hot) th threshold voltage / vreg voltage vs. temperature (cold) 0.965 0.970 0.975 0.980 0.985 0.990 0.995 1.000 1.005 0 10 20 30 40 50 60 70 80 90 100 normalized vreg voltage vreg current[ma] 85 - 30 25 30 35 40 45 50 - 40 - 20 0 20 40 60 80 100 vin - vbat voltage [mv] temperature [ ] 0.23 0.24 0.25 0.26 0.27 0.28 0.29 0.3 0.31 0.32 0.33 0.34 0.35 - 40 - 20 0 20 40 60 80 100 th threshold voltage / vreg voltage temperature [ ] hot1 hot2 hot3 0.6 0.61 0.62 0.63 0.64 0.65 0.66 0.67 0.68 0.69 0.7 0.71 0.72 0.73 0.74 - 40 - 20 0 20 40 60 80 100 th threshold voltage / vreg voltage temperature [ ] cold1 cold2
14 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data th threshold voltage / vreg voltage vs. temperature (batopn) th threshold voltage / vreg voltage vs. temperature (disen) battery charger efficiency system load regulation 0 10 20 30 40 50 60 70 80 90 100 0 500 1000 1500 2000 efficiency[%] load current[ma] vbat=4.2v vbat=3.6v vbat=2.5v - 0.01 - 0.005 0 0.005 0.01 0 200 400 600 800 1000 normalized system output voltage load current[ma] vbat=2.5v vbat=4.2v vbat=3.6v 0.9 0.905 0.91 0.915 0.92 0.925 0.93 0.935 0.94 0.945 0.95 - 40 - 20 0 20 40 60 80 100 th threshold voltage / vreg voltage temperature [ ] 0.02 0.022 0.024 0.026 0.028 0.03 0.032 0.034 0.036 0.038 0.04 - 40 - 20 0 20 40 60 80 100 th threshold voltage / vreg voltage temperature [ ]
15 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data charge characteristic in put current limit change from 90ma to 48 0ma input current limit change from 480ma to 9 0ma 0 50 100 150 200 250 300 350 400 450 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 0 1000 2000 3000 4000 5000 6000 charge current [ma] battery voltage [ v] charge time [sec] vbat ibat vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = no load vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = no load
16 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data in put current limit change from 9 0ma to 860ma input curre nt limit change from 860ma to 9 0ma input curren t limit change from 90ma to 142 0ma inp ut current limit change from 1420ma to 9 0ma vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = no load 200s/div vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div system = no load vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = no load vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = no load
17 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data in put current limit change from 90ma to 48 0ma input curre nt limit change from 480ma to 9 0ma in put current limit change from 9 0ma to 860ma input curre nt limit change from 860ma to 9 0ma vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = 10 vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = 10 vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = 10 vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = 10
18 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data input current l imit change from 90ma to 142 0ma input curren t limit change from 1420ma to 9 0ma in put current limit change from 90ma to 48 0ma input curre nt limit change from 480ma to 9 0ma vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = 10 vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = 10 vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = 3.3 vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = 3.3
19 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data in put current limit change from 9 0ma to 860ma input curre nt limit change from 860ma to 9 0ma input curren t limit change from 90ma to 142 0ma inp ut current limit change from 1420ma to 9 0ma 200s/div vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div system = 3.3 vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = 3.3 vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = 3.3 vbus 1.0v/div vsys 1.0v/div ibat 500ma/div ibus 500ma/div 200s/div system = 3.3
20 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data startup charact eristic (input current limit 90 ma) startup characteristic (input cu rrent limit 48 0ma) startup characteristic (input current limit 860ma) startup charact eristic (input current limit 142 0ma) vbus 2.0v/div vsys 2.0v/div ibat 200ma/div ibus 200ma/div 100ms/div system = no load vbus 2.0v/div vsys 2.0v/div ibat 200ma/div ibus 200ma/div 100ms/div system = no load vbus 2.0v/div vsys 2.0v/div ibat 200ma/div ibus 200ma/div 100ms/div system = no load vbus 2.0v/div vsys 2.0v/div ibat 200ma/div ibus 200ma/div 100ms/div system = no load
21 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data startup charac teristic (input current limit 9 0ma) startup charac teristic (input current limit 48 0ma) startup characteristic (input current limit 860ma) startup characteristic (input current limit 1580ma) vbus 2.0v/div vsys 2.0v/div ibat 200ma/div ibus 200ma/div 100ms/div system = 10 vbus 2.0v/div vsys 2.0v/div ibat 200ma/div ibus 200ma/div 100ms/div system = 10 vbus 2.0v/div vsys 2.0v/div ibat 200ma/div ibus 200ma/div 100ms/div system = 10 vbus 2.0v/div vsys 2.0v/div ibat 200ma/div ibus 200ma/div 100ms/div system = 10
22 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data vbus off to on waveform (vbat = 3.6v) vbus on to off waveform (vbat = 3.6v) vbus off to on waveform (vbat = 4.2v) vbus on to off waveform (vbat = 4.2v)
23 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data load characteristics (input current limit 9 0ma) load characteristics (input current limit 9 0ma) load characteristics (input current limit 860ma) load characteristics (input current limit 860ma) ibat 200 a/div vbat 1.0v/div vsys 1.0v/div 200s/div vbat = 2.5v system : no load to 10 ibat 200 a/div vbat 1.0v/div vsys 1.0v/div 200s/div vbat = 2.5v system : 10 to no load
24 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data load characteristics (input current limit 860ma) load characteristics (input current limit 860ma) load characteristics (input current limit 860ma) load characteristics (input current limit 860ma)
25 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 reference data load characteristics (input current limit 860ma) load characteristics (input current limit 860ma) analog sw eye pattern (high speed mode ) analog sw eye pattern ( full speed mode )
26 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 applied circuit diagram figure 2. applied circuit diagram precautions for use ? we believe that the applied circuit diagram shown as an example is recommendable one, but please check the characteristics of the circuit with extreme care before using it. in addition, to use the circuit with any external circuit constant changed, determine it with sufficient margins allowed for variations in external parts and our ic, including static characteristic and transient characteristics . startup control ic system power supply microcomputer 1 0 v / 2 a 1 . 0 m h z p w m d c / d c i u s s e t 1 s c l b a c k g a t e c o n t r o l s y s t e m c c - c v c o n t r o l v b a t l i - 1 c e l l t h t h e r m i s t o r m o n i t o r t h e r m i s t o r i n p u t c r g p g n d l x r e g u r a t e d b a t t e r y v o l t a g e + 2 5 0 m v t s d i u s s e t 2 i n p u t c u r r e n t l i m i t v i n v r e g x p w r _ r s t v r e g i 2 c i / f s d a f b u s u s g n d b a c k g a t e c o n t r o l v b u s u s b _ o k d p i d m i x p w r _ o n c e n u s b c h g d e t e c t o r ` v d d d p o d m o c t i c h a r g e t i m e r v b u s d + d - i d g n d i c ? + v r e g c o n t r o l l o g i c g c n t 2 8 v R o v p u v l o n v p c o n t r o l i n t _ b
27 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 charger unit state transition diagram figure 3. state transition diagram of charger f u l l c h a r g e d e t e c t t e m p e r a t u r e p r o t e c t i o n c h a r g e s t o p b a t t e r y a s s i s t f u n c t i o n a n y s t a t e ( e x c e p t a d d r e s s 0 1 h : 0 0 h & 7 f h ) s u s p e n d a d d r e s s 0 1 h : 0 0 h s p n d p r e c h a r g e a d d r e s s 0 1 h : 0 2 h p c h g f a s t c h a r g e a d d r e s s 0 1 h : 0 3 h f c h g t e m p e r r _ 1 a d d r e s s 0 1 h : 1 0 h t m p 1 b a t t e r r o r a d d r e s s 0 1 h : 7 f h b t e r t o p o f f a d d r e s s 0 1 h : 0 e h t o f f d o n e a d d r e s s 0 1 h : 0 f h d o n e t e m p e r r _ 2 a d d r e s s 0 1 h : 1 1 h t m p 2 t s d _ 2 a d d r e s s 0 1 h : 2 1 h t s d 2 b a t t a s s i s t _ 1 a d d r e s s 0 1 h : 3 0 h b t a 1 b a t t a s s i s t _ 2 a d d r e s s 0 1 h : 3 1 h b t a 2 t i m e r > 1 5 s t s d _ 1 a d d r e s s 0 1 h : 2 0 h t s d 1 t s d _ 3 a d d r e s s 0 1 h : 2 2 h t s d 3 t s d _ 4 a d d r e s s 0 1 h : 2 3 h t s d 4 8 2 h t e m p e r r _ 3 a d d r e s s 0 1 h : 1 2 h t m p 3 v r e g _ u v l o = h & { c e n = l & c e n _ r e g = l } & ( u s b _ o k = l ) & ( u s u s = l ) & ( u s u s _ r e g = l ) & { b a t _ t e m p [ 2 : 0 ] = ( 0 0 h o r 0 1 h o r 0 2 h o r 0 4 h o r 0 6 h ) } & [ ( u v l o _ d e t = l ) o r { i u s s e t [ 2 : 0 ] = ( 0 2 h o r 0 3 h o r 0 4 h o r 0 5 h o r 0 6 h o r 0 7 h ) } ] & c h g d e t _ d o n e = h & b a t _ d e t = h & a d d _ l t c h = h & s s _ e n d = h b a t _ t e m p [ 2 : 0 ] = 0 3 h o r 0 5 h v b a t < 4 . 1 v o v p _ c o m p = h b a t t a s s i s t _ 3 a d d r e s s 0 1 h : 3 2 h b t a 3 ? ? ? ? ? ? ? ? ? ? 2 1 2 8 2 2 2 3 2 4 2 5 2 6 2 7 2 9 3 0 3 2 3 4 3 3 3 5 3 1 3 6 3 4 3 3 ( ) d c / d c s t o p c h a r g e s t o p d c / d c s t o p c h a r g e s t o p d c / d c s t o p c h a r g e s t o p 3 8 t o b a t t e r r o r b a t _ t e m p [ 2 : 0 ] = 0 3 h & t i m e r > 1 2 0 m a d d i n g u p t o b a t t e r r o r 3 9 3 8 3 9 b a t _ t e m p [ 2 : 0 ] 0 3 h & 0 5 h b a t _ t e m p [ 2 : 0 ] 0 3 h & 0 5 h b a t _ t e m p [ 2 : 0 ] = 0 3 h o r 0 5 h b a t _ t e m p [ 2 : 0 ] 0 3 h & 0 5 h b a t _ t e m p [ 2 : 0 ] = 0 3 h o r 0 5 h i b a t > i t o p o f f c h a r g e s t o p v b a t > 4 . 3 5 v i b a t i t o p o f f v s y s > v b a t t s d r e l e a s e t s d d e t e c t v b a t < v p r e v b a t > v p r e v r e g _ u v l o = l o r { ( c e n = h ) o r ( c e n _ r e g = h ) } o r u s b _ o k = h o r u s u s = l o r u s u s _ r e g = l o r b a t _ t e m p [ 2 : 0 ] = 0 7 h o r a d d _ l t c h = l v s y s > v b a t v s y s > v b a t v s y s v b a t v s y s v b a t t s d r e l e a s e t s d r e l e a s e t s d d e t e c t t s d d e t e c t t s d r e l e a s e t s d d e t e c t b a t _ t e m p [ 2 : 0 ] = 0 3 h o r 0 5 h v s y s v b a t d c d c _ s t o p c h a r g e _ s t o p v b a t > 4 . 3 5 v o r ( b a t _ t e m p [ 2 : 0 ] = 0 0 h o r 0 1 h o r 0 2 h o r 0 4 h o r 0 6 h & t i m e r > 1 2 0 m ) v b a t > 4 . 3 5 v o r b a t _ t e m p [ 2 : 0 ] = 0 4 h & t i m e r > 1 4 4 0 m ) o r ( b a t _ t e m p [ 2 : 0 ] = 0 0 h o r 0 1 h o r 0 2 h o r 0 6 h & t i m e r > 6 0 0 m ) v b a t < 4 . 3 5 v & { c e n = h o r c e n _ r e g = h o r u s b _ p g = h o r u s u s = h o r u s u s _ r e g = h o r b a t _ t e m p [ 2 : 0 ] = 0 7 h o r b a t _ d e t = l } b a t _ t e m p [ 2 : 0 ] = 0 3 h & t i m e r > 1 2 0 m a d d i n g u p t i m e r p a u s e v b a t > 4 . 3 5 v o r b a t _ t e m p [ 2 : 0 ] = 0 4 h & t i m e r > 1 4 4 0 m ) o r ( b a t _ t e m p [ 2 : 0 ] = 0 0 h o r 0 1 h o r 0 2 h o r 0 6 h & t i m e r > 6 0 0 m ) c e n _ r e g : r e s i s t o r m a p a d d r e s s 0 6 h d 1 u s u s _ r e g : r e s i s t o r m a p a d d r e s s 0 6 h d 0 a d d _ l t c h ( v i n < v b a t + 4 0 m v & t b d m s e c ) t r i c l e c h a r g e a d d r e s s 0 1 h : 0 1 h t c h g v b a t > ( 1 . 7 v ) 2 5 m s v b a t < ( 1 . 6 v ) 3 7 b a t _ t e m p [ 2 : 0 ] = 0 5 h & t i m e r > 1 2 0 m a d d i n g u p b a t _ t e m p [ 2 : 0 ] = 0 5 h & t i m e r > 1 2 0 m a d d i n g u p t e m p e r r _ 4 a d d r e s s 0 1 h : 1 3 h t m p 4 4 0 4 1 v r e g _ u v l o = h & u s b _ o k = l & { b a t _ t e m p [ 2 : 0 ] = ( 0 3 h o r 0 5 h ) } & c h g d e t _ d o n e = h & b a t _ d e t = h t s d _ 5 a d d r e s s 0 1 h : 2 4 h t s d 5 t s d d e t e c t t s d r e l e a s e t e m p e r r _ 5 a d d r e s s 0 1 h : 1 4 h t m p 5 b a t _ t e m p [ 2 : 0 ] = 0 3 h o r 0 5 h 4 4 4 2 4 3 b a t _ t e m p [ 2 : 0 ] 0 3 h & 0 5 h 4 5 t o b a t t e r r o r 4 6 b a t _ t e m p [ 2 : 0 ] = 0 3 h & t i m e r > 1 2 0 m a d d i n g u p b a t _ t e m p [ 2 : 0 ] = 0 5 h & t i m e r > 1 2 0 m a d d i n g u p 4 6 t i m e r p a u s e d c / d c s t o p c h a r g e s t o p t i m e r p a u s e d c / d c s t o p c h a r g e s t o p t i m e r p a u s e d c / d c s t o p c h a r g e s t o p v r e g _ u v l o = l o r u s b _ o k = h o r { b a t _ t e m p [ 2 : 0 ] = ( 0 0 h o r 0 1 h o r 0 2 h o r 0 4 h o r 0 6 h ) } o r c h g d e t _ d o n e = l o r b a t _ d e t = l t r a n s f e r r c o n d i t i o n f r o m p c h g i s t h e c o n d i t i o n o f f c h g i s
28 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 dc/dc stop condition dc/dc operating conditions batdc_en=l batdc_en=h c onditions except for the right conditions usb_ok = l & vreg R 2.5v usus_reg = l & usus= l & tj Q 150 vin>vbat&chgdetdone=h & bat_det =h & battemp 07h usb_ok = l & vreg R 2.5v usus_reg = l & usus= l & tj Q 150 vin>vbat&chgdetdone=h form start condition reset conditon pause condition restart condition precharge timer a dding up tricle charge, pre charge 33 , 36 ? ? ? 32 , 34 , 36 ? ? ? ? 31 , 38 , 36 , ? 31 , 38 , 36 , ? 31 , 39 , 36 , ? ? 31 , 39 , 36 , ? ? 31 , 46 , 36 , 43 42 low temperature timer 5 a dding up temp err5 bat_temp[2:0]=05h 31 , 46 , 36 , 43 42
29 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 timing chart during regular charge figure 4 . timing chart during regular charge vbus is applied, tricle - charge begins, and the state of crg changes from hi to low. when vbat>2.0v , pre - charge stars. the charge mode switches to fast charge when vbat exceeds 2.8 v, and constant - current charge begins. when vbat>3.2v , xpwr_on pulse is generated. in 400msec xpwr_on= hi - z when vbat exceeds 4.2 v, constant - voltage charge begins. constant - voltage charge (fast charge) ends when the ibat current reaches 80 ma, and a 15 - second top off period begins. the top off period ends. the system is in a full charge state, and charge no longer takes place. the state of crg changes from low to hi. recharge begins when vbat drops below 4.1 v . the state of crg changes from hi to low. in case of overcharge, charge is discontinued by ovp detection when vbat exceeds 4.35 v. the state of crg is low , and flt terminal change form high to low . vbus add ovp detect i b a t i p r e v b a t i c h g 0 . 1 2 . 0 v 4 . 2 v 4 . 1 v f u l l c h a r g e t o p o f f p r e c h a r g e f a s t c h a r g e f a s t c h a r g e c r g 4 . 3 5 v o v p c h g _ s t a t e v b u s 0 0 h 0 1 h 0 2 h 0 e h 0 f h 0 3 h 7 f h v b u s ? s u s p e n d x p w r _ o n f l t 2 . 8 v t r i c l e c h a r g e 0 3 h 3 . 2 v 4 0 0 m s 1 5 s
30 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 usb connection startup timing chart ( when current limit automatic detection is changed from 1 42 0ma to 114 0ma ) (vbat>3.2v) fig ure 5. usb connection startup timing chart ( when current limit automatic detection is changed from 142 0ma to 114 0ma) vbus is connected. usb_ok output, ovp fet is on and voltage is supplied to vin . vreg outputs an d uvlo release . after that, charger detection is starts. charger detection is finished , and dc/dc operates after input current limit and charging port and determined. due to vbat>3.2v , xpwr_on outputs after charger detection. in 400msec , xpwr_on reset s . confirming the condition with i2c , int_b and xpwr_on are released dc/dc starts and ss end flag outputs. after that charge starts. charge state is changed from tricle - charge to pre - charge. charge state is changed from pre - charge to fast - charge. ? vbus voltage is down by increasing load current. detecting uvlo, the condition move to suspend and input current is changed automatically. ? after charger detection, input current limit and charging port are updated and dc/dc is on. the value of input current limit is - 01h determined at . v r e g _ u v l o d c d c _ c t r l v b u s u s b _ o k v i n v r e g s y s t e m i b a t i u s s e t ( r e g i s t e r ) ? d + , d - j u d g e m e n t s t a r t 0 3 h 0 2 h j u d g e 0 0 h ) ( i n n e r s i g n a l ) c r g v b a t u s b c h g d e t ( r e g i s t e r ) 0 0 h 0 6 h 0 6 h 0 0 h j u d g e 0 0 h ) c e n c h a r g e s t a t e 0 0 h 0 3 h f a s t 0 0 h 0 1 h i n t _ b s o f t s t a r t _ e n d ( r e g i s t e r ) x p w r _ o n 0 2 h 0 0 h 0 1 h 0 2 h ? b a t _ t e m p ( r e g i s t e r ) 0 0 h 0 7 h 0 0 h c h g d e t _ d o n e ( r e g i s t e r ) i b u s 1 4 2 0 a 1 1 4 0 a ? 4 0 0 m s 1 6 . 4 m s 2 8 1 . 5 m s ( i n n e r s i g n a l )
31 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 usb connection startup timin g chart ( in a case that the state doesnt return when current limit 90 0ma fig ure 6. usb connection startup timing chart ( in a case that the state doesn?t return when current limit 900ma500ma ) vbus is connected. usb_ok output, ovp fet is on and voltage is supplied to vin . vreg outputs and uvlo release. after that , charger detection is starts. charger detection is finished, and dc/dc operates after input current limit and charging port and determined. due to vbat>3.2v , xpwr_on outputs after charger detection. in 400msec , xpwr_on resets. confirming the condition with i2c , int_b and xpwr_on are released dc/dc starts and ss end flag outputs. after that charge starts. charge state is changed from tricle - charge to pre - charge. charge state is changed from pre - charge to fast - charge. ? vbus voltage is down by increasing load current. detecting uvlo, the condition move to suspend and input current is changed automatically. ? after charger detection, input current limit and charging port are updated and dc/dc is on.input current limit is 480ma(01h) ? dc/dc starts , ss end flag output and charge starts. ? the condition change from tricle charge to pre charge. ? the condition cha nge from pre charge to fast charge. ? vbus voltage is down by increasing load current. detecting uvlo, the condition move to suspend and input current is changed automatically. ? after charger detection, input current limit and charging port are updated and dc/dc is on.input current limit is 90ma(00h) ? dc/dc star ts , ss end flag output , but the condition dosen ? t transferr to charge state but to suspend. v r e g _ u v l o d c d c _ c t r l v b u s u s b _ o k v i n v r e g s y s t e m i b a t i u s s e t ( r e g i s t e r ) ? d + , d - j u d g e m e n t s t a r t 0 2 h 0 1 h j u d g e 0 0 h ) ( i n n e r s i g n a l ) ( i n n e r s i g n a l ) c r g v b a t u s b c h g d e t ( r e g i s t e r ) 0 0 h 0 6 h 0 6 h 0 0 h j u d g e 0 0 h ) c e n c h a r g e s t a t e 0 0 h 0 3 h 0 3 h 0 0 h 0 1 h i n t _ b s o f t s t a r t _ e n d ( r e g i s t e r ) x p w r _ o n 0 2 h 0 0 h 0 1 h 0 2 h ? ? ? ? b a t _ t e m p ( r e g i s t e r ) 0 0 h 0 7 h 0 0 h c h g d e t _ d o n e ( r e g i s t e r ) i b u s 6 9 0 a 4 8 0 a ? 4 0 0 m s j u d g e 0 0 h ) 0 0 h 0 0 h 0 0 h ? 0 0 h ? ?
32 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 timi ng chart when usb is pulled out figure 7. timing chart when usb is pulled out v b u s u s b _ o k v i n v r e g v r e g _ u v l o d l v _ c l k x p w r _ o n d c d c _ c t r l p r e _ c o m p v i n _ u v l o ( i n n e r s i g n a l ) s y s t e m v b a t ( i n n e r s i g n a l ) ( i n n e r s i g n a l ) ( i n n e r s i g n a l )
33 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 usb charger detection state transition diagram figure 8. usb charger detection state transition diagram iusset standard value when usb charger is detected usb detection results usbchgdet[2:0] register resisitor *for usb charger detection retry , please change register dcdretry@02h from l to h by i2c interface in stanby state (a dotted line) * the time of completed port judgement is a total of count in this figure. (except for a delay of analog) the reference value in this figure is the value in case that frequency of the inner oscillator is 100khz(typ.) (min50khz,max150khz) c h a r g i n g p o r t d e t e c t c h a r g e r t y p e d e t e c t w a i t t i m e o u t v b u s d e t e c t n : v b u s d e t = 0 i p o r t = 1 s p o r t = 1 n : c h g p o r t [ 2 : 0 ] = 0 0 1 n : c h g p o r t [ 2 : 0 ] = 0 1 0 y : c h g p o r t [ 2 : 0 ] = 0 1 1 x : c h g p o r t [ 2 : 0 ] = 1 0 1 x : c h g p o r t [ 2 : 0 ] = 1 0 1 d e d i c a t e d c h a r g i n g p o r t ( v b u s d e t = 0 ? ) y : c h g d e t = 1 n y y : v b u s d e t = 1 & u s b p o r t y : b c s c o n f o r m i n g p o r t & d e t a c o n n e c t d e t e c t o k d + v o l t a g e l e v e l d e t e c t p u l l - u p p o r t = 1 n : d e t a c o n n e c t d e t e c t n g y : d c d r e t r y i s r i s i n g u s b p o r t d e t e c t d o n e < s t a b l e / e x c e p t f o r o p e n p o r t > o t h e r s * u s b ` ` ` ( i 2 c ` d c d r e t r y @ 0 2 h l h i p o r t / s p o r t / n o t u s b w a i t ( t i m e o u t ) : 6 4 0 0 0 c o u n t n o t e : 1 c o u n t = o s c i l l a t o r f r e q u e n c y c y c l e = t y p . 1 0 0 k h z ( 1 0 u s e c ) d e t e c t w a i t ( m i n ) : 9 0 5 0 c o u n t d e t e c t w a i t ( m i n ) : 9 0 5 0 c o u n t d e t e c t w a i t ( m i n ) : 9 0 5 0 c o u n t * ` r g c o u n t ? ( W ) ? r g i ` 1 0 0 k h z ( t y p . ) ( m i n 5 0 k , m a x 1 5 0 k h z ) n : d c d f a i l e d w i t h i n 6 4 0 0 0 c o u n t d a t a c o n t a c t d e t e c t d + v o l t a g e l e v e l d e t e c t y : d c d s u c c e e d e d o r t i m e o u t o t h e r s n : o p e n p o r t = 1 y : v b u s d e t = 1 & n o t u s b p o r t d e t e c t w a i t ( m i n ) : 9 0 5 0 c o u n t u s b / b c s w a i t ( d c d w a i t t i m e ) : 4 0 0 0 ( m i n ) 6 4 0 0 0 ( m a x ) c o u n t n o t e : 1 c o u n t = o s c i l l a t o r f r e q u e n c y c y c l e = t y p . 1 0 0 k h z ( 1 0 u s e c ) n n n y & i u s s e t [ 2 : 0 ] = 0 1 h n ( u s b _ o k = h ? ) d e d i c a t e d c h r a g i n g p o r t ( u s b _ o k = h ? ) n o t u s b p o r t ( p u l l - u p p o r t ) ( u s b _ o k = h ? ) s t a n d a r d d o w n s t r e a m p o r t ( u s b _ o k = h ? ) i r r e g u l a r u s b p o r t ( u s b _ o k = h ? ) c h a r g i n g d o w n s t r e a m p o r t c h g d e t _ d o n e = h u v l o _ d e t = 0 ? i u s s e t [ 2 : 0 ] = 0 5 h u v l o _ d e t = 1 ? i u s s e t [ 2 : 0 ] = l a s t _ i u s s e t [ 2 : 0 ] - 0 1 h i u s s e t _ c a n = h r z y & i u s s e t [ 2 : 0 ] 0 1 h t o v b u s d e t e c t & i u s s e t [ 2 : 0 ] = 0 0 h t o v b u s d e t e c t & i u s s e t [ 2 : 0 ] = 0 0 h y y & i u s s e t [ 2 : 0 ] = 0 1 h y & i u s s e t [ 2 : 0 ] 0 1 h t o v b u s d e t e c t & i u s s e t [ 2 : 0 ] = 0 0 h y & i u s s e t [ 2 : 0 ] = 0 1 h n ( u s b _ o k = h ? ) d c d c s t o p & c h a r g e s t o p n y & t i m e r > 2 0 m s e c c h g d e t _ d o n e = h i u s s e t [ 2 : 0 ] = 0 1 h i u s s e t _ c a n = h r z ( u s b _ o k = h ? ) i - p o r t n y & i u s s e t [ 2 : 0 ] = 0 1 h t o v b u s d e t e c t & i u s s e t [ 2 : 0 ] = 0 0 h ( u s b _ o k = h ? ) s - p o r t n y & i u s s e t [ 2 : 0 ] = 0 1 h c h g d e t _ d o n e = h i u s s e t [ 2 : 0 ] = 0 0 h
34 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 usb charger detection block diagram figure 9. usb charger detection block diagram d p r x r d m t x l i d a t _ s i n k + - + - v d a t _ r e f d m 0 3 d e t v l g c d m 1 4 d e t v d a t _ s r c v b r e f r c d v b r e f v b r e f c p d d c d c t d s i d c d c p d d c d c p d + - v o u t v o u t 3 . 4 2 5 . 0 6 . 6 v r d p p d = 6 6 7 k v t h v t m v t l s e q u e n c e r s i a d c s i 3 0 0 k 4 0 0 k 4 0 0 k 4 0 0 k r d p p d s p o r t i p o r t j u d g e c o n n e c t o t h e r s d e t e c t i o n o p e n u s b c h g d e t s i u n i t j u d g e v o u t v 3 . 4 2 ( m i n ) 6 . 6 ( m a x ) 5 . 0 ( t y p ) v t l v t m v t h b c s b a s i n g u p o n p o r t 0 . 7 5 2 p u l l - u p - p o r t 5 . 6 1 4 2 . 5 7 s p o r t 3 . 4 8 2 . 6 5 1 . 6 4 i p o r t 2 . 1 1 1 . 3 5 d c d c p d c t d s i d c d c t d u s b s w
35 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 timing chart of usb charger detector figure 10. standard downstream port detection timing chart :d+ voltage level detect :charging port detect v b u s a t p o r t a b l e d e v i c e v d p _ s r c i d a t _ s i n k r d p p d v r e g - v f v d p _ s r c v d p _ s r c 1 s e c o n o f f 9 0 m s e c c p d d + d - 9 0 m s e c d c d 9 0 m s e c d p v l s t a n d a r d d o w n s t r e a m p o r t ( u s b 1 . 0 / u s b 2 . 0 ) v r e g - v f v s r c 1 0 m s e c t d c d _ d b n c t v d p s r c _ o n 0 . 5 m s e c 0 . 5 m s e c v d p s r c _ o n 0 . 5 m s e c K v l o g i c _ h i v l o g i c _ h i u s b a s s e r t _ ? u s b _ s w
36 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 timing chart of usb charger detector dcd :data contact detect dpvl :d+ voltage level detect cpd :charging port detect ctd :charging type detect detection detection end v b u s a t p o r t a b l e d e v i c e v d p _ s r c i d a t _ s i n k r d p p d v r e g - v f v d p _ s r c v d p _ s r c 1 s e c o n o f f 9 0 m s e c 9 0 m s e c c t d c p d d + d - 9 0 m s e c d c d 9 0 m s e c d p v l d e d i c a t e d c h a r g e r A r v r e g - v f v s r c 1 0 m s e c t d c d _ d b n c t v d p s r c _ o n 0 . 5 m s e c 0 . 5 m s e c v d p s r c _ o n 0 . 5 m s e c t v d p s r c _ o n K v l o g i c _ h i v l o g i c _ h i u s b _ s w
37 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 charge voltage, charge current, and temperature (1) the charge current will be switched after the temperature of the thermistor of the li battery is detected by the th terminal. (in the case of the default settings) mode charge current fast charge current 400 ma low - temperature charging current 200 ma figure 11. relationship between battery temperature and charge current (2) the charge control voltage will be switched after the temperature of the thermistor of the li battery is detected by the th battery upon completion of charge. thermistor detection voltage charg e control voltage 2 45 4.200v 45 50 4.100v 50 58 4.050v figure 12. relationship between battery temperature and charge voltage the charge current is adjustable between 100 and 2000 ma at address 06h. the low - temperature charting current will become half of the set value after the charge current is changed. fast charge current low temperature charge current charge control voltage about 10 about 13 about 55 about 2 about 58 about 5 about 45 0 m a i [ m a ] t [ ] s 5 s 2 s 1 0 s 1 3 s 5 5 . 0 s 5 8 . 0 0 0 h 0 4 h 0 5 h b a t _ t e m p [ 0 : 2 ] 0 3 h 0 1 h 0 2 h v [ v ] t [ ] R R R s 4 5 . 0 s 5 0 . 0 s 5 8 ( 5 8 ? ? 0 3 h 0 1 h 0 0 h 0 2 h 0 4 h 0 5 h b a t _ t e m p [ 0 : 2 ] 0 3 h 0 2 h 0 4 h v s t o p [ 0 : 2 ]
38 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 crg,flt conditions at any states adress bat_temp [2:0] crg 01h 02h led_flic[2:0] 0h led_flic[2:0] 0h suspend 00h * * turn off blink tricle charge 01 * * turn off blink pre charge 02h * * turn off blink fast charge 03h * * turn off blink top off 0eh * * turn off blink done 0fh * * turn off blink temperr1,2,4,5[terr] 10h,11h,14h * * blink with terr turn off temperr3 12h * * turn off blink temperr4 [terr] 13h * 03h,05h blink with terr turn off tsd1,2,3,4,5 20h,21h,22h, 23h,24h * * turn off blink batt assist1,2,3 30h,31h * * turn on blink batt assist3 32h * * turn off blink batt error(over voltage) 7fh conditions except for the following conditions conditions except for the following conditions blink with terr_tout blink with terr_tout batt error(over voltage) ( no battery ) 7fh conditions except for the following conditions 07h turn off blink batt error (charge time out) 7fh 01h, 02h, 03h, 0eh 00h, 01h, 02h, 04h, 06h blink with berr_tout blink with berr_tout batt error ( unusual temperature time out ) 7fh 10h, 11h 03h blink with berr_tout blink with berr_tout int_b output condition when interrupting is o c curred, int_ol=h, and int_b =output of open drain. occurring factor release factor e xternal conditions inner process and register 1 charge state transition 00h,0fh,10h,11h,12h,20h,21h,22h,23h,7fh transition chg_stat transition a ddress 01h read 2 detection end of usb port chgport detection end a ddress 0 3 h read 3 vbus uvlo detection vbus_uv=hl a ddress 04h read 4 vbus uvlo release vbus_uv=lh a ddress 04h read 5 vbus ovp detection vbus_o v =hl a ddress 04h read 6 vbus ovp release vbus_ov = lh a ddress 04h read 7 when input current limit changes automatically uvlo_det=l h vbus_uv=h l a ddress 05 h read 8 battery detection bat_det=l h a ddress 04h read 9 battery dead (no battery) detection bat_det=h l a ddress 04h read 10 countercurrent detection when vin 39 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 when interrupting is o c curred, xpwr_on outputs. and xpwr_on is output of open drain. occurring factor release factor e xternal conditions inner process and register 1 chgdet_done=h & xpwr_comp=lh & xpwr_on_en = l bat_temp[2:0]=00h 06h & bat_det=h & xpwr_rst=l none 400msec wait or xpwr_rst=h when xpwr_rst=lh , output mask is latched. latch release condition vreg_uvlod = l battemp[2:0] = 07h or batdet= 0 if vxpwr is changed by i2c when xpwr is masked, xpwr_on outputs only one time when xpwr_compo= h after that. xpwr_on logic is not changed when usus=h or usus_reg=h. ic peripheral parts setting method cti oscillation frequency setting f cti = 8 [ a] c cti 0.8 [v] = c cti 10 - 5 = i cti c cti v cti_th
40 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 ? specifications of serial control unit recommended operation range item symbol standard value unit min typ max vdd power voltage vdd 2.7 - 3.6 v electric characteristics ( ta=25 and vdd = 3.3 v unless otherwise specified) item symbol standard value unit condition min typ max scl sda h level input voltage v inh vdd *0.7 - vdd+0.3 v l level input voltage v inl - 0.3 - vdd*0.3 v h level input current i inh - 10 - 10 a input voltage 0.9 vcc l level input current i inl - 10 - 10 a input voltage 0.1 vcc l level output voltage (sda) v ol - - 0.4 v i in =3.0ma bus line capacitive load cb - - 400 pf ac timing characteristics ( ta=25 and vdd = 3.3 v unless otherwise specified) item symbol fast - mode* standard - mode* unit min typ max min typ max scl frequency fscl - - 400 - - 100 khz scl clk h zone fhigh 0.6 - - 4 - - sec scl clk l zone flow 1.3 - - 4.7 - - sec sda/scl rise time tr - - 0.3 - - 1 sec sda/scl fall time tf - - 0.3 - - 1 sec start condition hold time thd sta 0.6 - - 4 - - sec start condition setup time tsu sta 0.6 - - 4.7 - - sec data hold time thd dat 0 - 0.9 0 - 3.45 sec data setup time tsu dat 100 - - 250 - - nsec stop condition setup time su sto 0.6 - - 4 - - sec bus release time buf 1.3 - - 4.7 - - sec noise filtering enable period 1 0 - 50 0 - 50 nsec f ast m ode and s tandard m ode are modes defined by operation speed. operation at 100 khz is called standard mode, whereas operation at 400 khz is called fast mode. since these operation frequencies are specified maximum frequencies, the ic can operate with a 100 - khz clock, for example, in fast mode.
41 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 serial data timing figure 13 . serial data timing figure 14 . start bit and stop bit timing t r t f t l o w t h i g h t h d : d a t t s u : d a t t h d : s t a t b u f s c l s d a t s u : s t a s c l t h d : s t a s d a s t o p b i t t s u : s t o s t a r t b i t
42 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 serial i/f read/write 1. write protocol shown below is the write protocol. data is transferred, consisting of a slave address and the subsequent byte representing a transferred write instruction. the third byte writes the data in the internal register written in the second byte, and the register addr esses are automatically incremented in the fourth and following bytes. note, however, that the data at 00h will be transferred in the transfer of the data in the next byte after the last register address is reached. the addresses will have been incremented upon completion of transfer . 2. composite read protocol after an internal address is designated, the direction of data transfer is changed by generating a repetitive start condition, and data is read. data of incremented addresses is read thereafter . after the data at the last address is read, the data at 00h will be read as data read from the next byte. the addresses will have been incremented upon compl etion of transfer. *in the composite read protocol, do not fail to set a (not acknowledge ) after the last data is read. if data read is completed with a (acknowledge) , the operation will stop in the data read state (if the read data at that time is 0, the operation will stop with sda in the l level output state). however, if scl is activated in this state to read data and a (not acknowledge) is set, reg ular operation will be recovered. slave address slave address 0110001 s a a a p register address slave address from master to slave from slave to master r/w=0(write) data a d7 d6 d5 d4 d3 d 2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 a7 a6 a5 a4 a3 a2 a1 a0 0 x x x x x x x *1 *1 data a=acknowledge(sda low) a=not acknowledge(sda high) s=start condition p=stop condition *1: write timing register address increment register address increment r/w=0( write) r/w=1(read) slave address register address slave add re ss data data s a a a sr 1 0 a7 a6 a5 a4 a3 a2 a1 a0 x x x x x x x x x x x x x x a=acknowledge(sda low) a=not acknowledge(sda high) s=start condition p=stop condition from master to slave from slave to master register address increment register address increment p a d7 d6 d5 d4 d3 d2 d1 d0 d7 d6 d5 d4 d3 d2 d1 d0 a sr=re peated start condition
43 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 register map description of symbols ? w: writable register ? r: readable register ? r/w: readable and writable register ? : write - protected register (bit that writ e s 0) addres s address name address d7 d6 d5 d4 d3 d2 d1 d0 default function 00h sftrst r/ w - - - - - - - sftrs t 00h software reset control 01h chg_s tat r chg_state[7:0] 00h current state 02h last_s t r last_state[7:0] 00h preceding state 0 3 h stat1 r batde t_don e bat_temp[2:0] chgd et_do ne usbchgdet[2:0] 7 0h expression of the states 1 04h stat2 r uvlo_ det add_ ltch scp_ ltch ss_en d vin_u v vbus_ uv vbus_ ov bat_ det 00h expression of the states 2 05h chgse t1 (*1) - iusset[2:0] - last_iusset[2:0] 00h setting of input current limits 06h chgse t2 r/w intbe n xpwr _on_e n - - iusse t_can redc d cen usus 2 0h settings 1 07h chgse t3 r/w - - - batdc _en cold_ en cold_ err_e n usb_s w_en usb_s w 1 c h settings 2 08h chgse t4 r/w vstop[2:0] - ifst[3:0] 8 4 h full charge voltage or fast charge current setting 09h chgse t5 r/w vxpwr[2:0] ipre[4:0] 05 h pre charge current setting 0ah chgse t6 r/w - vovp[1:0] - itopoff[3:0] 06 h over voltage or full charge current setting 0bh chgse t7 r/w led_flic[2:0] - vpre[3:0] 05h pre charge voltage setting 0ch ledset 1 r/w vsys[1:0] berr_tout[2:0] terr_tout[2:0] 5 b h led blink setting 0dh ledset 2 r/w - - berr_ovp[2:0] terr[2:0] 1bh led blink setting register reset conditions: when vreg_uvlo = l when 1 is written in d0 of address 00h if even either of conditions and is fulfilled, all registers will be reset. vreg_uvlo = l( reset address 04 d4 - d6 ) usb_pg=l( address 03h d3 03h d2 - d0 04h d2 05h d5 - d4 07h d0 ) bat_temp=07h or batdet= 0 ( address 09hd7 - d5) input 0 in - . each empty register is used as a register for ic tests. the ic test enter test mode if 1 is written in - . send 0 to each register marked with - at the time of data transmission. during data read from an external unit, two - line serial commu nication timing and ic internal operation timing become asynchronous. take a proper measure against it, such as the introduction of a three - time matching sequence, to prevent problems with the application. (* 1 ) address 0 5 h is last_iusset[1:0] uvlo_det is read only . iusset[1:0] is r/w .
44 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 register map (test mode) attention about marks ? w is a register which can be written. ? r is a register which can be read. ? r/w is a register which can be written or read. ? is a register which can?t be written. ( bit for ?0?) addr ess address name r/w d7 d6 d5 d4 d3 d2 d1 d0 default function 0eh test1 r/w - - - - - - - - 00h test mode1 0fh test2 r/w - - - - - - - - 00h test mode2 10h test3 r/w - - - - - - - - 00h test mode3 11h test4 r/w - - - - - - - - 00h test mode4 12h test5 r/w - - - - - - - - 00h test mode5 13h test6 r/w - - - - - - - - 00h test mode6 14h test7 r/w - - - - - - - - 00h test mode7 15h test8 r/w - - - - - - - - 00h test mode8 16h test9 r/w - - - - - - - - 00h test mode9 17h test10 r/w - - - - - - - - 00h test mode10 18h test11 r/w - - - - - - - - 00h test mode11 19h test12 r/w - - - - - - - - 00h test mode12 register reset conditions vreg_uvlo d = l when d0 of address 00h is ?1? if or is detected, all register are reset. please input 0 to - .blank register s are used as register s for test. if you write 1 to - register , a state move to test mode, so please send 0 to - register while data sending.
45 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 detailed description of registers 1 addres s address name r/w d7 d6 d5 d4 d3 d2 d1 d0 defaul t description of data 00h sftr st w - - - - - - - sftrs t 00h software reset control input d0: sftrst software reset ?0?: reset canceled (default) ?1?: reset ? reset will be automatically canceled with a single shot pulse. d7 - d0: chg_stat[7:0] signal that indicates the current state data (hexadecimal) data (binary) state description d7 d6 d5 d4 d3 d2 d1 d0 00h 0 0 0 0 0 0 0 0 suspend standby state 01h 0 0 0 0 0 0 0 1 tricle charge tricle - charge state 02h 0 0 0 0 0 0 1 0 pre charge pre - charge state 03h 0 0 0 0 0 0 1 1 fast charge fast charge state 0eh 0 0 0 0 1 1 1 0 top off full charge detection state 0fh 0 0 0 0 1 1 1 1 done charge complete state 10h 0 0 0 1 0 0 0 0 temp err 1 battery temperature during pre - charge: 2 err 2 battery temperature during fast charge: 2 err 3 battery temperature when charge is completed: 2 err 4 battery temperature during charge is suspend: 2 err 5 battery temperature during tricle charge: 2 1 unusual chip temperature during pre - charge (175 2 unusual chip temperature during fast - charge (175 3 unusual chip temperature during full - charge (175 4 unusual chip temperature during pre - charge (175 5 unusual chip temperature during tricle - charge (175 assist 1 system < vbat state during fast charge 31h 0 0 1 1 0 0 0 1 batt assist 2 system < vbat state during fast charge 32h 0 0 1 1 0 0 1 0 batt assist 3 system < vbat state during full charge 7fh 0 1 1 1 1 1 1 1 batterror battery error state is default. addres s address name r/w d7 d6 d5 d4 d3 d2 d1 d0 defaul t description of data 01h chg_ st at r chg_state[7:0] 00h current state
46 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 detailed description of registers 2 d7 - d0: last_state[7:0] signal that indicates the state just before chg_state [7:0] data (hexadecimal) data (binary) state description d7 d6 d5 d4 d3 d2 d1 d0 00h 0 0 0 0 0 0 0 0 suspend standby state 01h 0 0 0 0 0 0 0 1 tricle charge tricle - charge state 02h 0 0 0 0 0 0 1 0 pre charge pre - charge state 03h 0 0 0 0 0 0 1 1 fast charge fast charge state 0eh 0 0 0 0 1 1 1 0 top off full charge detection state 0fh 0 0 0 0 1 1 1 1 done charge complete state 10h 0 0 0 1 0 0 0 0 temp err 1 battery temperature during pre - charge: 2 err 2 battery temperature during fast charge: 2 err 3 battery temperature when charge is completed: 2 err 4 battery temperature when state is suspend: 2 err 5 battery temperature during tricle - charge: 2 1 unusual chip temperature during pre - charge (175 2 unusual chip temperature during fast - charge (175 3 unusual chip temperature during full - charge (175 4 unusual chip temperature during pre - charge (175 5 unusual chip temperature during tricle - charge (175 assist 1 system < vbat state during fast charge 31h 0 0 1 1 0 0 0 1 batt assist 2 system < vbat state when full charge is detected 32h 0 0 1 1 0 0 1 0 batt assist 3 system < vbat state during full charge 7fh 0 1 1 1 1 1 1 1 batterror battery error state : default when a state change to fast - charge state (03h) from pre - charge state (02h), a last state is sometimes full - charge state (0e) . addres s address name r/w d7 d6 d5 d4 d3 d2 d1 d0 defa ult description of data 02h last_st r last_state[7:0] 00h preceding state
47 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 detailed description of registers 3 addr ess address name r/w d7 d6 d5 d4 d3 d2 d1 d0 default description of data 03h stat1 r batde t_don e bat_temp[2:0] chgd et_do ne usbchgdet[2:0] 7 0h display of states d2 - d0: us bchgdet[2:0] signal that indicates the result of usb charger detection data (hexadecimal) data (binary) state description d2 d1 d0 00h 0 0 0 not usb port default 01h 0 0 1 sdp port standard downstream port 02h 0 1 0 dcp port dedicated charge port 03h 0 1 1 cdp port charging downstream port 04h 1 0 0 open port open port 05h 1 0 1 pull - up port pull - up port 06h 1 1 0 s - port sony charger usb port 07h 1 1 1 i - port apple charger usb port : default d3: chgdet_done usb charge detection end flag ?0?: usb charger is not detected ( default ) ?1?: usb charger detection is finished d5 - d3: bat_temp[2:0] signal that indicates the temperature of the battery data (hexadecimal) data (binary) state description d6 d5 d4 00h 0 0 0 room temp 45 temperature control disenable (th terminal pull - down) 07h 1 1 1 battery open when the battery is open : default d7: batdet_done battery detection end flag ?0?: battery is not detected or searched ( default ) ?1?: battery detection is finished
48 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 detailed description of registers 4 addr ess address name r/w d7 d6 d5 d4 d3 d2 d1 d0 defaul t function 04h stat2 r uvlo_ det add_ ltch scp_ ltch ss_en d vin_u v vbus_ uv vbus_ ov bat_ det 00h display of states d 0 : bat_det battery detection flag ?0?: battery is not detected ( default ) ?1?: battery is detected d 1 : vbus_ov vbus ovp detection ?0?: vbus ovp is not detected ( default ) ?1?: vbus ovp is detected d 2 : vbus_uv vbus uvlo detection ?0?: vbus uvlo is detected ( default ) ?1?: vbus uvlo is not detected d 3 : vin_uv vin_ uvlo detection ?0?: v in uvlo is detected ( default ) ?1?: v in uvlo is not detected d 4 : ss_end ss_end detection ?0?: ss_end is not detected ( default ) ?1?: ss_end is detected d 5 : scp_latch scp detection ?0?: scp is not detected ( default ) ?1?: scp is detected d 6 : add_latch countercurrent detection vin 49 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 detailed description of registers 5 d1 - d0: last_iusset[2:0] signals that display a preceding state of vbus input current limit data (hexadecimal) data (binary) state description external terminal setting d2 d1 d0 iusset2 iusset1 00h 0 0 0 90ma input current limited to 90 ma 0 0 01h 0 0 1 480ma input current limited to 480 ma 0 1 02h 0 1 0 690ma input current limited to 690 ma - - 03h 0 1 1 860ma input current limited to 860 ma 1 0 04h 1 0 0 1140ma input current limited to 1140 ma - - 05h 1 0 1 1420ma input current limited to 1420 ma 1 1 06h 1 1 0 1890ma input current limited to 1890 ma - - 07h 1 1 1 infinity input current is not limited - - ?? d5 - d4: iusset[2:0] signals that display or change a state of vbus input current limit data (hexadecimal) data (binary) state description external terminal setting d2 d1 d0 iusset2 iusset1 00h 0 0 0 90ma input current limited to 90 ma 0 0 01h 0 0 1 480ma input current limited to 480 ma 0 1 02h 0 1 0 690ma input current limited to 690 ma - - 03h 0 1 1 860ma input current limited to 860 ma 1 0 04h 1 0 0 1140ma input current limited to 1140 ma - - 05h 1 0 1 1420ma input current limited to 1420 ma 1 1 06h 1 1 0 1890ma input current limited to 1890 ma - - 07h 1 1 1 infinity input current is not limited - - : default addres s address name r/w d7 d6 d5 d4 d3 d2 d1 d0 defa ult function 05h chgset 1 r/w - iusset[2:0] - last_iusset[2:0] 00h display of states
50 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 detailed description of registers 6 addr ess address name r/w d7 d6 d5 d4 d3 d2 d1 d0 defaul t function 0 6 h chgse t 2 r/w intbe n xpwr _on_e n - - iusse t_can redc d cen usus 2 0h setting states d0: usus charger state transition diagram : suspend and dc/dc off ?0?: regular operation( default ) ?1?: suspend dcdc_ctrl=l d1: cen charger state transition diagram : suspend and dc/dc o n ?0?: regular operation( default ) ?1?: suspend dcdc_ctrl=h d2: redcd usb charger redetection ( restart at posedge : r/w) ?0?: not restart ( default ) ?1?: restart (posedge) to make a restart when the register value is 1, write 0 in the register, and then write 1 again. disregard this setting in all cases, except when chgdet_done is h. d3: iusset_can iusset write protect flag (r/w) ?0?: with iusset write sequence ( default ) ?1?: without iusset write sequence d 6 : xpwr_on_en xpwr_o n terminal output enable control ?0?: with xpwr_on signal output ( default ) ?1?: without xpwr_on signal output d 7 : intben int_b terminal output enable control ?0?: with interrupt ion signal ( default ) ?1?: without interruption signal
51 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 detailed description of registers 7 addr ess address name r/w d7 d6 d5 d4 d3 d2 d1 d0 defaul t function 07h chgse t3 r/w - - - batdc _en cold_ en cold_ err_e n usb_s w_en usb_s w 1 c h setting states d 0 : usb_sw usb_sw exchange control ?0?: usb_sw open ( default ) ?1?: usb_sw close d 1 : usb_sw_en usb_sw automatically change enabling control ?0?: usb_sw automatically change : invalid ( default ) ?1?: usb_sw automatically change :valid d 2 : cold_err_en time out function at low temperature enabling control ?0?: invalid ?1?: valid ( default ) set the timer counter at a unusual low temperature to valid set the charge timer counter value at low temperature to double d 3 : cold_en 1/2 charge current at low temperature enabling control ?0?: invalid ?1?: valid ( default ) d 4 : batdc_en dc/dc enabling control when a battery does n? t exsist. ?0?: invalid ?1?: valid ( default )
52 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 detailed description of registers 8 addr ess address name r/w d7 d6 d5 d4 d3 d2 d1 d0 default description of data 0 8 h chgse t 4 r/w vstop[2:0] - ifst[3:0] 84 h setting of full charge voltage setting of fast charge current 09h chgse t5 r/w vxpwr[2:0] ipre[4:0] 05h setting of pre - charge current 0ah chgse t6 r/w - vovp[1:0] - setting of over - charge voltage setting of full charge current 06h setting of over - charge voltage setting of full charge current data set value d4 d3 d2 d7 d1 d6 d0 d5 ifast [d 3 d0] ipre [d4 d0] vxpwr [d 7 d5] vstop [d7 d5] vovp [d6 d5] itopoff [d3 d0] 0 0 0 0 0 200ma 10ma 3.200v 3.900v 4.350v 20ma 0 0 0 0 1 250ma 20ma 3.500v 4.000v 4.450v 30ma 0 0 0 1 0 300ma 30ma 3.600v 4.050v 4.450v 40ma 0 0 0 1 1 350ma 40ma 3.700v 4.100v 4.450v 50ma 0 0 1 0 0 400ma 50ma 3.800v 4.200v - 60ma 0 0 1 0 1 450ma 60ma 3.900v 4.350v - 70ma 0 0 1 1 0 500ma 70ma 4.000v 4.350v - 80ma 0 0 1 1 1 550ma 80ma 4.100v 4.350v - 90ma 0 1 0 0 0 600ma 90ma - - 100ma 0 1 0 0 1 650ma 100ma - - 100ma 0 1 0 1 0 700ma 110ma - - 100ma 0 1 0 1 1 750ma 120ma - - 100ma 0 1 1 0 0 800ma 130ma - - 100ma 0 1 1 0 1 800ma 140ma - - 100ma 0 1 1 1 0 800ma 150ma - - 100ma 0 1 1 1 1 800ma 160ma - - 100ma 1 0 0 0 0 - 170ma - - - 1 0 0 0 1 - 180ma - - - 1 1 0 0 1 0 - 190ma - - - 1 0 0 1 1 - 200ma - - - 1 0 1 0 0 - 200ma - - - 1 0 1 0 1 - 200ma - - - 1 0 1 1 0 - 200ma - - - 1 0 1 1 1 - 200ma - - - 1 1 0 0 0 - 200ma - - - 1 1 0 0 1 - 200ma - - - 1 1 0 1 0 - 200ma - - - 1 1 0 1 1 - 200ma - - - 1 1 1 0 0 - 200ma - - - 1 1 1 0 1 - 200ma - - - 1 1 1 1 0 - 200ma - - - 1 1 1 1 1 - 200ma - - - : default
53 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 detailed description of registers 9 addr ess address name r/w d7 d6 d5 d4 d3 d2 d1 d0 defaul t function 0bh chgse t7 r/w led_flic[2:0] - vpre[3:0] 05h setting of pre - charge voltage 0ch ledset 1 r/w vsys[1:0] berr_tout[1:0] terr_tout[2:0] 5 b h led blink setting 0dh ledset 2 r/w berr_ovp[1:0] terr[1:0] 1bh led blink setting data set value d3 d2 d1 d7 d0 d6 vpre [d3 d0] vsys [ d 7 d6] 0 0 0 0 2.300v vreg+2 7 5mv 0 0 0 1 2.400v vreg+ 25mv 0 0 1 0 2.500v vreg - 15mv 0 0 1 1 2.600v vreg - 225mv 0 1 0 0 2.700v - 0 1 0 1 2.800v - 0 1 1 0 2.900v - 0 1 1 1 3.000v - 1 0 0 0 3.100v - 1 0 0 1 3.200v - 1 0 1 0 3.300v - 1 0 1 1 3.400v - 1 1 0 0 3.400v - 1 1 0 1 3.400v - 1 1 1 0 3.400v - 1 1 1 1 3.400v - data set value d2 d1 d0 led_flic [d7 d 5 ] terr [d2 d0] berr_ovp [d5 d3] berr_tou t [d5 d3] terr_tou t [d2 d0] d5 d4 d3 d7 d6 d5 0 0 0 forced on invalid turn on turn on turn on turn on 0 0 1 turn on 0.125 hz 0.125 hz 0.125 hz 0.125 hz 0 1 0 0.25hz 0.25 hz 0.25 hz 0.25 hz 0.25 hz 0 1 1 0.5hz 0.5 hz 0.5 hz 0.5 hz 0.5 hz 1 0 0 0.6 hz 0.6 hz 0.6 hz 0.6 hz 0.6 hz 1 0 1 1 hz 1 hz 1 hz 1 hz 1 hz 1 1 0 6 hz 6 hz 6 hz 6 hz 6 hz 1 1 1 turn off turn off turn off turn off turn off : default led_flic[1:0] led forced on/off terr[ 2 :0] timer count at unusual temperature berr_ovp [ 2 :0] over voltage protection error berr_tout[ 2 :0] timeout error of charge time t err_tout [ 2 :0] timeout error of unusual temperature blink signals in a normal condition are prior to led forced on/off .
54 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 i/o terminal equivalent circuit diagram 1 vbus,vin vreg lx system , vbat th cen , usus vin vbat vreg ebz v b u s v i n n m o s l x v i n s y s t e m v b a t v r e g i u s s e t 1 i u s s e t 2 u s u s c e n t h v r e g
55 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 i/o terminal equivalent circuit diagram 2 crg , xpwr_on , flt, int_b cti dp i , dm i , dmo,dpo gcnt vdd , scl , sda fb c r g x p w r _ o n f l t i n t _ b v r e g c t i d p i d m i d p o d m o g c o n t v b u s v d d s d a s c l f b v e r g
56 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 precautions for use 1.) absolute maximum rating although this product was manufactured under strict quality control, it may degrade or break if the applied voltage or operating temperature range exceeds the absolute maximum rating. it was not manufactured in anticipation of breakage states, such as short circuit and open circuit modes, either. if a special mode in which any factor exceeds the absolute maximum rating is expected to occur, consider taking a proper physical measure, such as a fuse. 2.) charge establishment the bd7166gu is high - efficiency switch - mode charge management device for single - cell li - ion battery. the charge parameters can be programmed through an i2c interface. then this ic is necessary to design in consideration of rating, peripheral circuit and parts of connected accessories. 3.) potential of the gnd terminal set the potential of the gnd terminal so that it will remain minimum in any operation state. take a proper measure not to allow all terminals to drop below the potential of the gnd terminal in actual transition and other phenomena. 4.) thermal design perform thermal design allowing sufficient margins for permissible losses (pd) in actual use. 5.) short circuit between terminals and improper mounting mount the ic in the correct direction and position on a printed circuit board. improper mounting may result in the breakage o f the ic. there is another possibility that the ic will break in case of a short circuit attribu table to a foreign substance between output terminals or between an output terminal and the power gnd. 6.) operation in a strong electromagnetic field note that the ic may malfunction if it is used in a strong electromagnetic field. 7.) influences in a strong light note that the ic may malfunction if it is use d in a large amount of light like a strobe . please shade and check the operation sufficiently. 8.) common impedance connect the power and gnd wires with extreme care, such as lowering common impedance or minimizing the ripple (using as thick and short a wire as possible, lowering the ripple with an lc, etc.). 9.) temperature protection circuit (tsd circuit) this ic integrates a temperature protection circuit (tsd circuit). this circuit is intended exclusively to isolate the ic from thermal runaway, not to protect and guarantee the ic. do not continuously operate after this circuit was operated, or operate it on the premise th at this circuit becomes active. 10.) rush current when the power is turned on in the case of a cmos ic or an ic with plural power supplies, a rush current may instantaneously flow when the power is/powers are turned on. pay close attention to the power coupling capacity, the power supply/power supplies, and the width and layout of the gnd patte rn wires. 11.) ic terminal input this ic is a monolithic ic and has p+ isolation and a p board between elements to separate them. this p layer and the n layer of each element form a p - n junction, which makes up each parasitic element. for example, when a register and a transistor are connected to terminals as shown in figure . 15 t he p - n junction serves as a parasitic diode when gnd > (terminal a) in the case of the register or when gnd > (terminal b) in the case of the transistor (npn). in the case of the transistor (npn), a parasitic npn transistor becomes activated by the n layer of another element close to the abovementioned parasitic diode when gnd > (terminal b). because of the structure of the ic, parasitic elements will be inevitab ly formed by the potential relationship. if such parasitic elements work, it may result in circuit operation interference, malfunction, or, in the worst case, breakage. use the ic with extreme care not to allow parasitic elements to work, such as applyin g a lower voltage than gnd (p board) to the input terminal. p board n p n n p gnd p board n p (terminal a) gnd parasitic element fig. 15 : example of simple structure of bipolar ic
57 / 57 b d7168gu ? 20 12 rohm co., ltd. all rights reserved. www.rohm.com tsz22111 ? 14 ? 001 tsz02201 - 0q2q0a40007 0 - 1 - 2 20012.10.09 rev.001 selection of model to order b d 7 1 6 8 g u - e 2 loam type product no. package gu: vcsp85h3 packing/forming specification e2 : reel - shaped emboss taping figure 16. selection of model to order d 7 1 6 8 part number marking lot number 1pin mark < external dimensions > figure 1 7 . outline drawing
datasheet d a t a s h e e t notice - rev.003 ? 2012 rohm co., ltd. all rights reserved. notice general precaution 1) before you use our products, you are requested to care fully read this document and fully understand its contents. rohm shall not be in any way responsible or liable for fa ilure, malfunction or accident arising from the use of any rohm?s products against warning, caution or note contained in this document. 2) all information contained in this document is current as of the issuing date and subjec t to change without any prior notice. before purchasing or using rohm?s products, please confirm the la test information with a rohm sales representative. precaution on using rohm products 1) our products are designed and manufactured for applicat ion in ordinary electronic equipments (such as av equipment, oa equipment, telecommunication equipment, home electroni c appliances, amusement equipment, etc.). if you intend to use our products in devices requiring extremel y high reliability (such as medical equipment, transport equipment, traffic equipment, aircraft/spacecra ft, nuclear power controllers, fuel c ontrollers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property (?specific applications?), please consult with the rohm sale s representative in advance. unless otherwise agreed in writing by rohm in advance, ro hm shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ro hm?s products for specific applications. 2) rohm designs and manufactures its products subject to strict quality control system. however, semiconductor products can fail or malfunction at a certain rate. please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe desi gn against the physical injury, damage to any property, which a failure or malfunction of our products may cause. the following are examples of safety measures: [a] installation of protection circuits or other protective devices to improve system safety [b] installation of redundant circuits to reduce the impact of single or multiple circuit failure 3) our products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditio ns, as exemplified below. accordin gly, rohm shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of an y rohm?s products under any special or extraordinary environments or conditions. if you intend to use our products under any special or extraordinary environments or conditions (as exemplified bel ow), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary: [a] use of our products in any types of liquid, incl uding water, oils, chemicals, and organic solvents [b] use of our products outdoors or in places where the products are exposed to direct sunlight or dust [c] use of our products in places where the products ar e exposed to sea wind or corrosive gases, including cl 2 , h 2 s, nh 3 , so 2 , and no 2 [d] use of our products in places where the products are exposed to static electricity or electromagnetic waves [e] use of our products in proximity to heat-producing components, plastic cords, or other flammable items [f] sealing or coating our products with resin or other coating materials [g] use of our products without cleaning residue of flux (ev en if you use no-clean type fluxes, cleaning residue of flux is recommended); or washing our products by using water or water-soluble cleaning agents for cleaning residue after soldering [h] use of the products in places subject to dew condensation 4) the products are not subjec t to radiation-proof design. 5) please verify and confirm characteristics of the final or mounted products in using the products. 6) in particular, if a transient load (a large amount of load applied in a short per iod of time, such as pulse) is applied, confirmation of performance characteristics after on-boar d mounting is strongly recomm ended. avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading c ondition may negatively affect product performance and reliability. 7) de-rate power dissipation (pd) depending on ambient temper ature (ta). when used in seal ed area, confirm the actual ambient temperature. 8) confirm that operation temperature is within t he specified range described in the product specification. 9) rohm shall not be in any way responsible or liable for fa ilure induced under deviant condi tion from what is defined in this document.
datasheet d a t a s h e e t notice - rev.003 ? 2012 rohm co., ltd. all rights reserved. precaution for mounting / circuit board design 1) when a highly active halogenous (chlori ne, bromine, etc.) flux is used, the resi due of flux may negatively affect product performance and reliability. 2) in principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the rohm representative in advance. for details, please refer to rohm mounting specification precautions regarding application examples and external circuits 1) if change is made to the constant of an external circuit, pl ease allow a sufficient margin c onsidering variations of the characteristics of the products and external components, including transient characteri stics, as well as static characteristics. 2) you agree that application notes, re ference designs, and associated data and in formation contained in this document are presented only as guidance for products use. theref ore, in case you use such information, you are solely responsible for it and you must exercise your own indepen dent verification and judgment in the use of such information contained in this document. rohm shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information. precaution for electrostatic this product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. please take proper caution in your manufacturing process and storage so that voltage exceeding t he products maximum rating will not be applied to products. please take special care under dry condit ion (e.g. grounding of human body / equipment / solder iron, isolation from charged objects, se tting of ionizer, friction prevention and temperature / humidity control). precaution for storage / transportation 1) product performance and soldered connections may deteriora te if the products are stor ed in the places where: [a] the products are exposed to sea winds or corros ive gases, including cl2, h2s, nh3, so2, and no2 [b] the temperature or humidity exceeds those recommended by rohm [c] the products are exposed to di rect sunshine or condensation [d] the products are exposed to high electrostatic 2) even under rohm recommended storage c ondition, solderability of products out of recommended storage time period may be degraded. it is strongly recommended to confirm sol derability before using products of which storage time is exceeding the recommended storage time period. 3) store / transport cartons in the co rrect direction, which is indicated on a carton with a symbol. otherwise bent leads may occur due to excessive stress applied when dropping of a carton. 4) use products within the specified time after opening a hum idity barrier bag. baking is required before using products of which storage time is exceeding the recommended storage time period. precaution for product label qr code printed on rohm products label is for rohm?s internal use only. precaution for disposition when disposing products please dispose them proper ly using an authorized industry waste company. precaution for foreign exchange and foreign trade act since our products might fall under cont rolled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with rohm representative in case of export. precaution regarding intellectual property rights 1) all information and data including but not limited to application example contain ed in this document is for reference only. rohm does not warrant that foregoi ng information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. rohm shall not be in any way responsible or liable for infringement of any intellectual property rights or ot her damages arising from use of such information or data.: 2) no license, expressly or implied, is granted hereby under any intellectual property rights or other rights of rohm or any third parties with respect to the information contained in this document.
datasheet d a t a s h e e t notice - rev.003 ? 2012 rohm co., ltd. all rights reserved. other precaution 1) the information contained in this document is provi ded on an ?as is? basis and rohm does not warrant that all information contained in this document is accurate and/or error-free. rohm shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information. 2) this document may not be reprinted or reproduced, in whol e or in part, without prior written consent of rohm. 3) the products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of rohm. 4) in no event shall you use in any way whatsoever the pr oducts and the related technical information contained in the products or this document for any military purposes, incl uding but not limited to, the development of mass-destruction weapons. 5) the proper names of companies or products described in this document are trademarks or registered trademarks of rohm, its affiliated companies or third parties.

▲Up To Search▲

Price & Availability of BD7168GU-E2

	To Download BD7168GU-E2 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .